Provide development information

Implementation of a Reverse Time Migration Kernel using the HCE High Level Synthesis Tool.

Implementation of a Reverse Time Migration Kernel using the HCE High Level Synthesis Tool.

Jan 4, 2013

Authors: Tassadaq Hussain, Miquel Pericas, Nacho Navarro, Eduard Ayguade.
The 2011 International Conference on Field-Programmable Technology FPT 2011 IIT Delhi New Delhi, India (2011)

Download Link

Abstract—Reconfigurable computers have started to appear in the HPC landscape, albeit at a slow pace. Adoption is still being hindered by the design methodologies and slow implementation cycles. Recently, methodologies based on High Level Synthesis (HLS) have begun to flourish and the reconfigurable supercomputing community is slowly adopting these techniques. In this paper we took a geophysics application and implemented it on FPGA using a HLS tool called HCE. The application, Reverse Time Migration, is an important code for subsalt imaging. It is also a highly demanding code both in computationally as in its memory requirements. The complexity of this code makes it challenging to implement it using a HLS methodology instead of HDL. We study the achieved performance and compare it with hand-written HDL and also with software based execution.
The resulting design, when implemented on the Altera Stratix IV EP4SGX230 and EP4SGX530 devices achieves 11.2 and 22
GFLOPS respectively. On these devices, the design was capable of achieving up to 4.2x and 7.9x improvement, espectively, over a general purpose processor core (Intel i7).

thumb— Viewd 899 TIme

Leave a Reply

Your email address will not be published. Required fields are marked *


× 3 = twenty one

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>